## FEATURES

Dual Supply $\pm 5 \mathrm{~V}$
High-Speed Fully Buffered Inputs and Outputs
600 MHz Bandwidth (-3 dB) 200 mV p-p
500 MHz Bandwidth (-3 dB) 2 V p-p
1600 V/ $\mu \mathrm{s}$ Slew Rate, $\mathrm{G}=+1$
1350 V/ $\mu \mathrm{s}$ Slew Rate, $\mathbf{G}=+2$
Fast Settling Time: 4 ns
Low Supply Current: < 30 mA
Excellent Video Specifications ( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ ):
Gain Flatness of 0.1 dB to 50 MHz
0.01\% Differential Gain Error
$0.01^{\circ}$ Differential Phase Error
"All Hostile" Crosstalk
-80 dB @ 10 MHz
-50 dB @ 100 MHz
High "OFF" Isolation of 90 dB @ 10 MHz
Low Cost
Fast Output Disable Feature
APPLICATIONS
RGB Buffer in LCD and Plasma Displays
RGB Driver
Video Routers

## PRODUCT DESCRIPTION

The AD8074/AD8075 are high-speed triple video buffers with $\mathrm{G}=+1$ and +2 respectively. They have a -3 dB full signal bandwidth in excess of 450 MHz , along with slew rates in excess of $1400 \mathrm{~V} / \mu \mathrm{s}$. With better than -80 dB of all hostile crosstalk and 90 dB isolation, they are useful in many high-speed applications. The differential gain and differential phase error are $0.01 \%$ and $0.01^{\circ}$. Gain flatness of 0.1 dB up to 50 MHz makes the AD8074/AD8075 ideal for RGB buffering or driving. They consume less than 30 mA on a $\pm 5 \mathrm{~V}$ supply.
Both devices offer a high-speed disable feature that allows the outputs to be put into a high impedance state. This allows the building of larger input arrays while minimizing "OFF" channel output loading. The AD8074/AD8075 are offered in a 16-lead TSSOP package.

Table I. Truth Table

| $\overline{\mathbf{O E}}$ | OUT0, 1, 2 |
| :--- | :--- |
| 0 | IN0, IN1, IN2 |
| 1 | High Z |



| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth (Small Signal) <br> -3 dB Bandwidth (Large Signal) <br> 0.1 dB Bandwidth <br> Slew Rate <br> Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=200 \mathrm{mV} \mathrm{p}-\mathrm{p}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{IN}}=200 \mathrm{mV} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}_{\mathrm{IN}}=200 \mathrm{mV} \mathrm{p}-\mathrm{p}, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{IN}}=200 \mathrm{mV} \mathrm{p}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & 2 \mathrm{~V} \text { Step, } \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega / 150 \Omega \\ & 2 \mathrm{~V} \text { Step, } \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega / 150 \Omega \end{aligned}$ | $\begin{aligned} & 330 / 310 \\ & 250 / 230 \\ & 330 / 300 \\ & 250 / 230 \end{aligned}$ | $\begin{aligned} & 600 / 550 \\ & 400 / 400 \\ & 500 / 500 \\ & 350 / 350 \\ & 70 / 65 \\ & 70 / 65 \\ & 1600 / 1350 \\ & 4 / 7.5 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> V/ $\mathrm{\mu s}$ <br> ns |
| NOISE/DISTORTION PERFORMANCE <br> Differential Gain <br> Differential Phase <br> All Hostile Crosstalk <br> OFF Isolation <br> Voltage Noise | $\begin{aligned} & \mathrm{V}=3.58 \mathrm{MHz}, 150 \Omega \\ & \mathrm{~V}=3.58 \mathrm{MHz}, 150 \Omega \\ & \mathrm{~V}=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}=100 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}=10 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}=10 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.01 \\ & -80 /-74 \\ & -50 /-44 \\ & 90 \\ & 19.5 / 22 \end{aligned}$ |  | \% <br> Degrees <br> dB <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| DC PERFORMANCE <br> Voltage Gain Error Input Offset Voltage <br> Input Offset Drift Input Bias Current | No Load <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ |  | $\begin{aligned} & \pm 0.1 / \pm 0.2 \\ & 2.5 \\ & 3 \\ & 10 \\ & 5 \end{aligned}$ | $\begin{aligned} & \pm 0.15 / \pm 0.65 \\ & 27 / 40 \\ & \\ & 9.5 / 10 \end{aligned}$ | $\begin{aligned} & \% \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~A} \end{aligned}$ |
| INPUT CHARACTERISTICS <br> Input Resistance Input Capacitance Input Voltage Range | Channel Enabled Channel Disabled |  | $\begin{aligned} & 10 \\ & 1.5 \\ & 1.5 \\ & \pm 2.8 / \pm 1.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Short Circuit Current (Protected) <br> Output Resistance <br> Output Capacitance | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ <br> Enabled <br> Disabled <br> Disabled | $\begin{aligned} & +\mathrm{V}_{\mathrm{S}}-1.95 \\ & -\mathrm{V}_{\mathrm{S}}+2.1 \\ & +\mathrm{V}_{\mathrm{S}}-2.35 \\ & -\mathrm{V}_{\mathrm{S}}+2.30 \end{aligned}$ $3.5$ | $\begin{aligned} & +\mathrm{V}_{\mathrm{S}}-1.8 \\ & -\mathrm{V}_{\mathrm{S}}+1.8 \\ & +\mathrm{V}_{\mathrm{S}}-2.2 \\ & -\mathrm{V}_{\mathrm{S}}+2.2 \\ & 70 \\ & 0.5 \\ & 7.5 \\ & 2.2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \Omega \\ & \mathrm{M} \Omega \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLY <br> Operating Range Power Supply Rejection Ratio <br> Quiescent Current | $\begin{aligned} & + \text { PSRR: }+\mathrm{V}_{\mathrm{S}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V} \\ & \text {-PSRR: }-\mathrm{V}_{\mathrm{S}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V},+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} \\ & \text { All Channels "ON" } \\ & \text { All Channels "OFF" } \\ & \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | $\begin{aligned} & \pm 4.5 \\ & 60 \\ & 56 \end{aligned}$ | $\begin{aligned} & 74 \\ & 64 \\ & 21.5 / 24 \\ & 3 / 4 \\ & 23 / 26 \end{aligned}$ | $\begin{aligned} & \pm 5.5 \\ & \\ & 30 \\ & 5.5 \end{aligned}$ | V <br> dB <br> dB <br> mA <br> mA <br> mA |
| DIGITAL INPUT <br> Logic " 1 " Voltage <br> Logic "0" Voltage <br> Logic " 1 " Input Current Logic " 0 " Input Current | $\begin{aligned} & \overline{\mathrm{OE}} \text { Input } \\ & \overline{\mathrm{OE}} \text { Input } \\ & \overline{\mathrm{OE}}=4 \mathrm{~V} \\ & \overline{\mathrm{OE}}=0.4 \mathrm{~V} \end{aligned}$ | 2.0 | $\begin{aligned} & 100 \\ & 1 \end{aligned}$ | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| OPERATING TEMPERATURE RANGE <br> Temperature Range <br> $\theta_{\mathrm{JA}}$ <br> $\theta_{\mathrm{JC}}$ | Operating (Still Air) <br> Operating (Still Air) <br> Operating | -40 | $\begin{aligned} & 150.4 \\ & 27.6 \end{aligned}$ | +85 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |

[^0]

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
Supply Voltage ............................................ . . 12.0 V
Internal Power Dissipation
AD8074/AD8075 16-Lead TSSOP (RU)
Input Voltage
IN0, IN1, IN2 ............................... . $\mathrm{V}_{\mathrm{EE}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$
$\overline{\mathrm{OE}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{DGND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$
Storage Temperature Range . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering 10 sec ) . . . . . . . . . . . $300^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational ection of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ Specification is for device in free air $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$.
6-lead $\mathrm{P}_{\mathrm{D}}<\left(150^{\circ} \mathrm{C}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$.

| ORDERING GUIDE |  |  |  |
| :--- | :--- | :--- | :--- |
| Model | $\begin{array}{l}\text { Temperature } \\ \text { Range }\end{array}$ | $\begin{array}{l}\text { Package } \\ \text { Description }\end{array}$ | $\begin{array}{l}\text { Package } \\ \text { Option }\end{array}$ |
| AD8074ARU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{array}{l}\text { 16-Lead Plastic TSSOP }\end{array}$ | $\begin{array}{l}\text { RU-16 } \\ \text { AD8075ARU }\end{array}$ |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{array}{l}\text { 16-Lead Plastic TSSOP } \\ \text { Evaluation Board } \\ \text { AD8074-EVAL }\end{array}$ | Evaluation Board |  |$]$

PIN CONFIGURATION


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8074/AD8075 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8074/ AD 8075 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately $150^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended period can result in device failure.
While the AD8074/AD8075 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature $\left(150^{\circ} \mathrm{C}\right)$ is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 1.


Figure 1. Maximum Power Dissipation vs. Temperature

## AD8074/AD8075-Typical Performance Characteristics



TPC 1. AD8074 Frequency Response; $R_{L}=150 \Omega$


TPC 2. AD8074 Frequency Response; $R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$


TPC 3. AD8074 Frequency Response vs. Capacitive Load


TPC 4. AD8075 Frequency Response; $R_{L}=150 \Omega$


TPC 5. AD8075 Frequency Response; $R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$


TPC 6. AD8075 Frequency Response vs. Capacitive Load


TPC 7. AD8074 Crosstalk vs. Frequency (All Hostile and Adjacent $R_{L}=1 \mathrm{k} \Omega$ )


TPC 8. AD8074 Distortion vs. Frequency


TPC 9. AD8075 Crosstalk vs. Frequency (All Hostile and Adjacent $R_{L}=150 \Omega$ )


TPC 10. AD8075 Distortion vs. Frequency


TPC 11. AD8074 Off Isolation vs. Frequency


TPC 12. AD8074 PSRR vs. Frequency


TPC 13. AD8074 Voltage Noise vs. Frequency


TPC 14. AD8075 Off Isolation vs. Frequency


TPC 15. AD8075 PSRR vs. Frequency


TPC 16. AD8075 Voltage Noise vs. Frequency


TPC 17. AD8074 Input Impedance vs. Frequency


TPC 18. AD8074 Output Impedance vs. Frequency; Enabled


TPC 19. AD8074 Output Impedance vs. Frequency; Disabled


TPC 20. AD8075 Input Impedance vs. Frequency


TPC 21. AD8075 Output Impedance vs. Frequency; Enabled


TPC 22. AD8075 Output Impedance vs. Frequency; Disabled

## AD8074/AD8075



TPC 23. AD8074 Small Signal Pulse Response ( $R_{L}=1 \mathrm{k} \Omega$, $\left.C_{L}=5 \mathrm{pF}\right)$


TPC 24. AD8074 Video Amplitude Pulse Response ( $R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$ )


TPC 25. AD8074 Large Signal Pulse Response ( $R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$ )


TPC 26. AD8075 Small Signal Pulse Response ( $R_{L}=150 \mathrm{k} \Omega$ )


TPC 27. AD8075 Video Amplitude Pulse Response ( $R_{L}=150 \Omega$ )


TPC 28. AD8075 Large Signal Pulse Response ( $R_{L}=150 \Omega$ )

## THEORY OF OPERATION

The AD8074 $(\mathrm{G}=+1)$ and AD8075 $(\mathrm{G}=+2)$ are triple-channel, high-speed buffers with TTL-compatible output enable control. Optimized for buffering RGB (red, green, blue) video sources, the devices have high peak slew rates, maintaining their bandwidth for large signals. Additionally, the buffers are compensated for high phase margin, minimizing overshoot for good pixel resolution. The buffers also have video specifications that are suitable for buffering NTSC or PAL composite signals.
The buffers are organized as three independent channels, each with an input transconductance stage and an output transimpedance stage. Each channel is characterized by low input capacitance and high input impedance. The transconductance stages, NPN differential pairs, source signal current into the folded cascode output stages. Each output stage contains a compensating network and emitter follower output buffer. Internal voltage feedback sets the gain, the AD8074 being configured as a unity gain follower, and the AD8075 as a gain-of-two amplifier with a feedback network. The architecture provides drive for a reverseterminated video load ( $150 \Omega$ ) with low differential gain and phase error for relatively low power consumption. Careful chip design and layout allow excellent crosstalk isolation between channels.
One logic pin, $\overline{\mathrm{OE}}$, controls whether the three outputs are enabled, or disabled to a high-impedance state. The high impedance disable allows larger matrices to be built when busing the outputs together. When disabled, the AD8074 and AD8075 consume a fifth the power as when enabled. In the case of the AD8075 ( $\mathrm{G}=+2$ ), a feedback isolation scheme is used so that the impedance of the gain-of-two feedback network does not load the output.
Full power bandwidth for an undistorted sinusoid is often calculated using peak slew rate from the equation:

$$
\text { Full Power Bandwidth }=\frac{\text { Peak Slew Rate }}{2 \times \pi \times \text { Sinusoidal Amplitude }}
$$

Peak slew rate is not the same as average slew rate ( $25 \%$ to $75 \%$ ) which is typically specified. For a natural response, peak slew rate may be 2.7 times larger than average slew rate. Therefore, calculating a full power bandwidth with a specified average slew rate will give a pessimistic result.
The primary cause of overshoot in these amplifiers is the presence of large reactive loads at the output and insufficient series isolation of the load. However, it is possible to overdrive these amplifiers with 1 V , subnanosecond input-pulse edges. The ensuing dynamics may give rise to subnanosecond overshoot. To reduce these effects, an edge-rate limiting network at the input should be considered for input transition times less than 0.5 ns .

## APPLICATIONS

## Response Tuning

It has been mentioned in passing that the primary cause of overshoot for the AD8074 and AD8075 is the presence of large reactive loads at the output. If the system exhibits excessive ringing while settling, a $10 \Omega-50 \Omega$ series resistor may be used at the output to isolate the emitter-follower output buffer from the reactive load. If the output exhibits an overdamped response, the system designer may add a few pF shunt capacitance at the output to tune for a faster edge transition. A system with a small degree of overshoot will settle faster than an overdamped system.


Figure 2. Driving Capacitive Loads

## Single Supply Operation

The AD8074 and AD8075 may be operated from a single 10 V supply. In this configuration, the AD8075's AGND pins must be tied near midsupply, as AGND provides the reference for the ground buffer, to which the internal gain network is terminated.
Logic is referenced to DGND. The buffers are disabled in single supply operation for $\mathrm{V}_{\overline{\mathrm{OE}}}>\mathrm{V}_{\mathrm{DGND}}+\sim 2.0 \mathrm{~V}$ and enabled for $\mathrm{V}_{\overline{\mathrm{OE}}}<\mathrm{V}_{\mathrm{DGND}}+0.8 \mathrm{~V}$. TTL logic levels are expected. The following restrictions are placed upon the digital ground potential:

$$
\begin{gathered}
3.5 \mathrm{~V} \leq V_{A V C C}-V_{D G N D} \leq 12 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{DGND}} \geq \mathrm{V}_{\mathrm{AVEE}}
\end{gathered}
$$

The architecture of the output buffer is such that the output voltage can swing to within $\sim 2.3 \mathrm{~V}$ of either rail. For example, if the output need swing only 2 V , then the buffers could be operated on dual 3.5 V or single 7 V supplies. It is cautioned that saturation effects may become noticeable when the output swings within 2.6 V of either rail. The system designer may opt to use this characteristic to his or her advantage by using the soft-saturation regime, ( $2.2 \mathrm{~V}-2.6 \mathrm{~V}$ from the supply rails), to tame excessive overshoot. The designer is cautioned that a charge storage associated time delay of several nanoseconds is incurred when recovering from soft-saturation. This effect results in longer settling tails.

## AD8074/AD8075

## RGB Buffer for Second Monitor

The RGB signals for PC monitors are driven through coax cables whose characteristic impedance is $75 \Omega$. The graphics chip will generally have current-source output drivers that should be double terminated with a $75 \Omega$ shunt termination at each end. On the transmit end, the shunt terminations are provided to ground close to the graphics IC, while the monitor terminates its end via internal termination resistors. While this scheme works well and is virtually foolproof for a single monitor, it leaves no means for passively connecting a second monitor to the same source.
A second monitor that is connected simply in parallel will provide an extra set of terminations that will upset the signal levels. To keep costs low, most computer monitors do not have the ability to open-circuit the terminations in order that an additional monitor
can be connected to the same signal, as is done in some studiotype TV monitors.
A way around this problem is to connect the first monitor to the RGB channels in the standard fashion, and then to provide a triple gain-of-two buffer to drive the second monitor. The AD8075 is designed to provide this function and also provide excellent high-frequency performance for high-resolution graphics signals. Figure 3 shows a schematic of this circuit.

The outputs of the AD8075 are low impedance voltage sources and are therefore series-terminated with $75 \Omega$ resistors. The internal resistors in Monitor \#2 provide the terminations at its end. The overall effect of this type of termination scheme is to divide the signal amplitude by two. This is compensated by the gain of two provided by the AD8075.


Figure 3. Buffer

## Triple Video Multiplexer

The AD8074 and AD8075 each have an output-enable function that can be used to disable the outputs and put them in a highimpedance state. Usually, for a unity-gain device, it is relatively easy to provide high disabled impedance, because the feedback path is from the output to a high-impedance input. However, for a non-unity-gain part, the feedback provides a resistive path to ground. This will usually dominate the disabled output impedance, and make it a much lower value than the unity-gain device.
The AD8075 has an internal buffer that provides a low-impedance, ground level output that terminates the feedback path during enabled operation. In the disabled state, both this buffer output
and the amplifier output are disabled to a high impedance to provide a high-impedance disabled state.
To construct a multiplexer, the outputs from one or more devices are connected in parallel and only one device is enabled at a time while all of the others are disabled. The two sets of inputs are applied individually to each of the separate device inputs.
Figure 4 shows the circuit details for this function. The first RGB Source 1 is input to the first AD8075. Each of the individual signals is terminated to ground with $75 \Omega$ to provide proper termination for the input cables. In a similar fashion, the Source 2 signals are input to the second AD8075.


Figure 4. Mux

## AD8074/AD8075

Each of the six outputs has a $75 \Omega$ series resistor that is used to reverse-terminate the output transmission line. The corresponding outputs are then wired in parallel and delivered to the output cable. The termination resistors in this position help to isolate the off capacitance of the disabled device's outputs from loading the enabled device's outputs. The gain-of-two of the AD8075 compensates for the signal halving that occurs as a result of the output terminations.
A select signal is provided directly to the $\overline{\mathrm{OE}}$ of the second AD8075 and an inverted version is used to drive the other device's $\overline{\mathrm{OE}}$. This will ensure that only one device is active at a time. Since there is a total of $150 \Omega$ in series between any two outputs, it is not essential to be overly concerned about the exact timing of the making and breaking of the enable signals.
Additional inputs can easily be added to the circuit shown to make wider multiplexers. The outputs of all of the devices will be wired in parallel, and the logic must allow that only one output be enabled at a time.
If it is desired to make a triple $3: 1$ multiplexer, a triple $2: 1$ multiplexer, like the AD8185 can be used along with the AD8075. The same general guidelines for input and output treatment should be followed and the logic must perform the proper function.
If it is desired to design such a multiplexer at unity gain, the AD8074 should be used. For a triple $3: 1$ multiplexer, an AD8183 (triple 2:1 mux) can be combined with an AD8074 to provide this function.

## Layout and Grounding

The AD8074 and AD8075 are extreme bandwidth, high-slew-rate devices that are designed to drive up to the highest resolution monitors and provide excellent resolution. To realize their full performance potential, it is essential to adhere to the best practices of high-speed PCB layout.

A major area of focus should be the power distribution system. There should be a full ground plane that provides the reference and return paths for both the inputs and outputs. The ground also provides isolation between the input signals to minimize the crosstalk. This ground plane should cover as wide an area as possible and be minimally interrupted in order to keep its impedance to a minimum.

The power planes should also be as broad as possible to provide minimal inductance, which is required for high-slew-rate signals. These power planes layers should be spaced closely to the ground plane to increase the interplane capacitance between the supplies and ground.
Each supply pin should be bypassed with a low inductance $0.1 \mu \mathrm{~F}$ ceramic capacitance with minimal excess circuit length to minimize the series impedance. A $25 \mu \mathrm{~F}$ tantalum electrolytic capacitor will supply a charge reservoir for lower frequency, high-amplitude transitions.
The input and output signals should be run as directly as possible in order to minimize the effects of parasitics. If they must run over a longer distance of more than a few centimeters, controlled impedance PCB traces should be used to minimize the effect of reflections due to mismatches in impedance and the proper termination should be provided.
To avoid excess crosstalk, the above recommendations should be followed carefully. The power system and signal routing are the most important aspects of preventing excess crosstalk. Beyond these techniques, shielding can be provided by ground traces between adjacent signals, especially those that travel parallel over long distances.


Figure 5. Evaluation Board Schematic


Figure 6. Component Side


Figure 7. Circuit Side


Figure 8. Silkscreen Top


Figure 9. Silkscreen Bottom


Figure 10. Internal 2

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).
Controlling Dimension: Metric, shown in parentheses.


## Revision History

Data Sheet changed from REV. 0 to REV. A.
Addition to equation in SINGLE SUPPLY OPERATION section 9


[^0]:    Specifications subject to change without notice.

